Using Formal Veriication Techniques to Reduce Simulation and Test Eeort
نویسندگان
چکیده
This paper describes an experiment in using formal methods in an industrial context. The goal is to use formal veriication techniques in order to alleviate the simulation and test activities. The application is a ight control computer of the Airbus A340.
منابع مشابه
Automatic Synthesis of Control Software for an IndustrialAutomation Control
We present a case study on automatic synthesis of control software from formal speciications for an industrial automation control system. Our aim is to compare the eeectiveness (i.e. design eeort and controller quality) of automatic controller synthesis from closed loop formal speciications with that of manual controller design followed by automatic veriication. Our experimental results show th...
متن کاملDiscrete Event Systems in Rewriting Logic 1 Problem: Formal Methods in Simulation
In this note, we report on some work in progress on using rewriting logics for discrete event simulation. The idea is to combine the proofs in the logic with the observations in the simulations to gain a better understanding of the interaction intricacies that seem to occur in complex simulations. In particular, we use communication protocols as our application domain, since they have all the i...
متن کاملProving Dynamic Properties in an Aerospace Application
In this paper we give an exposition to an ongoing research eeort in cooperation with aerospace industries in Sweden. We report on an application of formal veriication techniques on a landing gear system. This system consists of actuating hydromechanic and electromechanic hardware, and of controlling software components. We emphasize the need for modelling techniques and languages covering the w...
متن کاملA Unified Framework for Design Validation and Manufacturing Test
New approaches to address the diicult problems in test are necessary if its current status as a major bottleneck in the production of quality integrated circuits is to be changed. In this paper we propose a new direction for solving the test problem using powerful methods already employed for the formal veriication of large circuits. More speciically, we will discuss how abstraction techniques ...
متن کاملThe Formal Verification of an Algorithm for Interactive Consistency under a Hybrid Fault Model
Modern veriication systems such as PVS are now reaching the stage of development where the formal veriication of critical algorithms is feasible with reasonable eeort. This paper describes one such veriication in the eld of fault tolerance. The distribution of single-source data to replicated computing channels (Interactive Consistency or Byzantine Agreement) is a central problem in this eld. T...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2007